

Design of Low Power Energy Efficient Full Adder Circuits

¹Priyadarshini.V, ²Ramya.P

^{1,2}Assistant Professor, Department of ECE, Gudlavalluru Engineering College, Gudlavalluru

Abstract

With the advancement of technology, Integrated Chip (IC) has achieved smaller chip size with more functions integrated. Through the usage of more transistors, it has lead to an increase of power dissipation and undesired noise. As the design gets more complex, this results in slower speed. Hence, the demand for low power, fast speed is desired. In this paper an adder and logic circuits are designed in three different CMOS technology structures like complementary logic, ratio logic and dynamic logic. They all have a similar function, but the way of producing the intermediate nodes and the transistor count is different. The main objective of this paper is comparison of static CMOS adder, ratio logic adder and clocked cascade voltage switch logic adder (also known as dual rail domino) in terms of power dissipation and area in different design methodologies in 45nm technology.

Keywords- Static CMOS, Dual-Rail Domino, Pseudo NMOS, DDCVSL, low power, area.

1. Introduction

The challenging criterion of deep submicron technologies is low-power[1] and high-speed communication digital signal processing chips. The performance of many applications as digital signal processing depends upon the performance of the arithmetic circuits to execute complex Algorithms. Fast arithmetic computation cells including adders are the most frequently and widely used circuits in very-large-scale integration (VLSI) systems. More over reduction of the power consumption is the critical concern in this arena. Now a days there is at tremendous demand for portable electronic devices, the designers are driven to strive for smaller silicon area, higher speed, longer battery life. Adder is the core element of complex arithmetic circuits like addition, multiplication, division, exponentiation, and so forth.

Static CMOS circuits consisted of a complementary PMOS as pull-up and NMOS as pull-down networks.

Majority of the circuit designs are still using this as it provides low noise, low power and fast speed. The main advantage of CMOS over NMOS and bipolar is much smaller power dissipation. Ratioed circuit replaced the pull-up PMOS network by

connecting it to a ground. By connecting PMOS to a ground, there is a great reduction in the pull-up transistors used when used in a complex design. Dynamic circuit is similar to ratioed circuit but the PMOS is tied to a clock. PMOS is not always on as it is controlled by the carefully planned clock. Area, delay and power are the three mostly accepted design metrics to measure the quality of a circuit or to compare various styles of circuits.

2. CMOS Circuit Design Styles

In the following, the circuit design styles are described using the full adder circuit, which is the most commonly used cell in arithmetic units. Also, their characteristics in terms of power distribution and delay are investigated.

2.1 Static CMOS

The most widely used logic style is static complementary CMOS. The static CMOS[11] style is really an extension of the static CMOS inverter to multiple inputs. In review, the primary advantage of the CMOS structure is robustness (i.e., low sensitivity to noise), good performance, and low power consumption (with no static power consumption). As we will see, most of those properties are carried over to large fan-in logic gates implemented using the same circuit topology.

A static CMOS gate is a combination of two networks, called the *pull-up network* (PUN)[13] and the *pull-down network* (PDN) (Figure1). The figure shows a generic N input logic gate where all inputs are distributed to both the pull-up and pull-down networks. The function of the PUN is to provide a connection between the output and V_{DD} anytime the output of the logic gate is meant to be 1 (based on the inputs). Similarly, the function of the PDN is to connect the output to V_{SS} when the output of the logic gate is meant to be 0. The PUN and PDN networks are constructed in a mutually exclusive fashion such that *one and only one* of the networks is conducting in steady state. In this way, once the transients have settled, a path always exists between V_{DD} and the output F , realizing a high output (“one”), or, alternatively, between V_{SS} and F for a low output (“zero”). This is equivalent to stating that the output node is always a *low-impedance* node in steady state.

In constructing the PDN and PUN networks, the following observations should be kept in mind:




Figure1. Complementary CMOS

A transistor can be thought of as a switch controlled by its gate signal. An NMOS switch is *on* when the controlling signal is high and is *off* when the controlling signal is low. A PMOS transistor acts as an inverse switch that is *on* when the controlling signal is low and *off* when the controlling signal is high.

2.1.1 Static CMOS logic

A set of construction rules can be derived to construct logic functions (Figure2). NMOS devices connected in series corresponds to an AND function. With all the inputs high, the series combination conducts and the value at one end of the chain is transferred to the other end. Similarly, NMOS transistors connected in parallel represent an OR function. A conducting path exists between the output and input terminal if at least one of the inputs is high. Using similar arguments, construction rules for PMOS networks can be formulated. A series connection of PMOS conducts if both inputs are low, representing a NOR function, while PMOS transistors in parallel implement a NAND[10].




Figure2. NMOS logic rules — series devices implement an AND, and parallel devices implement an OR.

Using De Morgan’s theorems, it can be shown that the pull-up (PUN) and pull-down (PDN) networks of a complementary CMOS structure are *dual* networks. This means that a parallel connection of transistors in the pull-up network corresponds to a series connection of the corresponding devices in the pull-down network, and vice versa. Therefore, to construct a CMOS gate, one of the networks (e.g., PDN) is implemented using combinations of

series and parallel devices. The other network (i.e., PUN) is obtained using duality principle by walking the hierarchy, replacing series subnets with parallel subnets, and parallel subnets with series subnets. The complete CMOS gate is constructed by combining the PDN with the PUN.

The complementary gate is naturally *inverting*, implementing only functions such as NAND, NOR, and XNOR. The realization of a non-inverting Boolean function (such as AND OR, or XOR) in a single stage is not possible, and requires the addition of an extra inverter stage[14].

The number of transistors required to implement an *N*-input logic gate is *2N*.

We used the Static CMOS technology to build our gates, from the lowest level NMOS and PMOS. We designed the logic gates needed to form the different blocks of our ALU. We used standard designs for logic gates with different possible pull-up and pull-down networks depending on the logic we want to perform. It consists of two inputs A and B and performing four operations such as AND, NAND, XOR and XNOR as outputs. Figure3 shows the Static CMOS Logic circuit [5].




Figure3. Schematic for Static CMOS logic circuit

2.1.2 Static CMOS Full Adder

Conventional Static CMOS logic is used in most chip designs in the recent VLSI applications. The schematic diagram of a conventional static CMOS full adder is illustrated in Figure4. This signals noted with “-” are the complementary signals. The pMOSFET network of each stage is the dual network of the nMOSFET one. In order to obtain a reasonable conducting current to drive capacitive loads the width of the transistors must be increased. This results in increased input capacitance and therefore high power dissipation and propagation delay.




Figure4. Schematic diagram for full adder

The one bit full adder used is a three inputs and two output blocks. The inputs are the two bits to be summed, A and B and the carry bit C_i which derives from the calculations of previous digits. The outputs are the result of the sum operation S and the resulting value of carry bit is C_o .

$$S = A \oplus B \oplus C_i = \overline{A}B\overline{C}_i + \overline{A}B C_i + A\overline{B}\overline{C}_i + A\overline{B} C_i \quad (1)$$

$$C_o = AB + (A + B)C_i \quad (2)$$




Figure5. Static CMOS full adder block diagram




Figure6. Schematic of static CMOS full adder circuit

2.2 Dual-Rail Domino

Dual-rail domino or clocked CVSL is shown in Figure7 combines both domino and CSVL logic[12] in order to solve the problems of both families. Dual-rail domino does not suffer from

contention problems, which makes it as fast as standard domino. Also, dual rail domino provides both inverting and non-inverting functions, which makes it easy to use in digital logic design. The main disadvantage of dual rail domino gate is its unity activity factor since an evaluate/precharge transition is guaranteed at every cycle regardless of the input activity or input states. Therefore, dual-rail domino suffers from high power consumption, added to that is the clocking power. Also, dual-rail domino cannot recover from noise upsets, similar to standard domino.




Figure7. Dual-Rail Domino

2.2.1 Dual-Rail Domino Logic

A Domino logic module consists of an N-type dynamic logic block followed by a static inverter (Figure8). During precharge, the output of the N-type dynamic gate is charged up to V_{DD} and the output of the inverter is set to 0. During evaluation, based on the inputs, the dynamic gate conditionally discharges and the output of the inverter makes a conditional transition from $0 \rightarrow 1$. The input to a Domino gate always comes from the output of another Domino gate. This ensures that all inputs to the Domino gate are set to 0 at end of the precharge period. Hence, the only possible transition for the input during the evaluation period is the $0 \rightarrow 1$ transition, so that the formulated rule is obeyed. The introduction of the static inverter has the additional advantage that the fan-out of the gate is driven by a static inverter with a low-impedance output, which increases noise immunity. The buffer furthermore reduces the capacitance of the dynamic output node by separating internal and load capacitances[17].




Figure8. Dual-Rail Domino Logic

Consider now the operation of a chain of Domino gates. During precharge, all inputs are set to 0. During evaluation, the output of the first Domino block either stays at 0 or makes a $0 \rightarrow 1$ transition, affecting the second Domino. This effect might ripple through the whole chain, one after the other,

as with a line of falling dominoes—hence the name.

Domino CMOS has the following properties:

Since each dynamic gate has a static inverter, only non-inverting logic can be implemented. This is major limiting factor, and though there are ways to deal with this, pure Domino design have become rare.

Very high speeds can be achieved: only a rising edge delay exists, while pull down delay (t_{pHL}) equals zero (as the output node is precharged low). The static inverter can be optimized to match the fan-out, which is already much smaller than in the complimentary static CMOS case (only a single gate capacitance per input).

The schematic diagram of Dual-rail domino logic circuit as shown in Figure9.




Figure9. Schematic of Dual-Rail Domino logic

2.2.2 Dual-Rail Domino Full Adder

Dual-Rail Domino Logic[6] is a precharged circuit technique which is used to improve the speed of the CMOS circuits. Figure.10 shows a Dual-Rail Domino full adder cell. A domino gate consists of a dynamic CMOS circuit followed by a static CMOS buffer. The dynamic circuit consists of a pMOSFET precharge transistor and an nMOSFET evaluation transistor with clock signal (CLK) applied to their gate nodes, and an nMOSFET logic block which implements the required logic function. During the precharge phase (CLK=0) the output node of the dynamic circuit is charged through the precharged pMOSFET transistor to supply voltage level. The output of the static buffer is discharged to ground. During evaluation phase (CLK=1) the evaluation nMOSFET logic block, the output of the dynamic circuit is either discharged or it will stay precharged. Since in dynamic logic every output node must be precharged every clock cycle, some nodes are precharged only to be immediately discharged again as the node is evaluated, leading to higher switching power dissipation.




Figure10. Dual-rail Domino Full Adder

One major advantage of dynamic, precharged design[14] styles over the static styles over the static styles is that they eliminate the spurious transitions and the corresponding power dissipation. Also, dynamic logic doesn't suffer from short-circuit currents which flow in static circuits when a direct path from power supply to ground is caused. However, in dynamic circuits, additional power is dissipated by the distribution network and the drivers of the clock signal.

Schematic of Dual-Rail domino full adder circuit is as shown in Figure11.




Figure11. Schematic of Dual-Rail Domino full adder circuit

2.3 Pseudo NMOS

Static CMOS gates are slowed because an input must drive both NMOS and PMOS transistors. In any transition, either the pull-up or pull down network is activated; meaning the input capacitance of the inactive network loads the input. Moreover, PMOS transistors have poor mobility and must be sized larger to achieve comparable rising and falling delays, further increasing input capacitance. Pseudo-NMOS and dynamic gates offer improved speed by removing the PMOS transistors from loading the input.

Pseudo NMOS circuit replaced the pull-up PMOS network by connecting it to a ground. By connecting PMOS to a ground, there is a great reduction in the pull-up transistors used when used in a complex design. This method also brings down the capacitance of the input by using a single resistance. However, it faces the disadvantages of slow rising transitions and static power dissipation [7].

Pseudo NMOS inverter gate is as shown in Figure12 below.




Figure12. Pseudo NMOS inverter

Pseudo NMOS circuit will work as follows as explained in the below Figure 13.




Figure13. Pseudo NMOS inverter working

When A is low, NMOS is off and a strong PMOS take place, the gate output Y will follow VDD. When A is high, both NMOS and PMOS are on. Output voltage depends on the stronger network. As PMOS is always turned on and when the NMOS is also turn on, a conducting path exists

between VDD and ground. This consumes static power.

The pseudo-NMOS are considered in a circuit design where the sizing and wiring complexity are a major concern.

2.3.1 Pseudo NMOS logic

A Pseudo NMOS Logic could be defined as a combinational circuit that performs the logical operations such has AND, NAND, XO and XNOR. It consists of two inputs A and B and their individual outputs depending on MUX input. The Schematic diagram of Pseudo NMOS logic circuit as shown in Figure14.




Figure14. Schematic of Pseudo NMOS logic circuit

2.3.2 Pseudo NMOS Full adder

It consists of three inputs and two outputs. In our design, we have designated the three inputs as A, B and CIN. The third input CIN represents carry input to the first stage. The outputs are SUM and CARRY. In this pseudo NMOS technique we use only one PMOS transistor [6] and the input of PMOS transistor connected to ground potential. Figure15 shows the Schematic diagram of a full adder.




Figure15.Pseudo NMOS full adder circuit

3. Proposed method for one bit full adder Circuit Design

The internal logic structure shown in Figure 5 has been adopted as the standard

configuration in most of the enhancements developed for the 1-bit full-adder module. In this configuration, the adder module is formed by three main logical blocks: a XOR-XNOR gate to obtain $A \text{ XOR } B$ and $A \text{ XNOR } B$ (Block 1), and XOR blocks or multiplexers to obtain the SUM (S_o) and CARRY (C_o) outputs (Blocks 2 and 3).




Figure16. Conventional Full adder circuit

3.1 Alternative logic structure for a Full Adder Circuit

an alternative logic scheme [12] to design a full-adder cell can be formed by a logic block to obtain the $A \text{ XOR } B$ and $A \text{ XNOR } B$ signals, another block to obtain the $A \text{ OR } B$ and $A \text{ AND } B$ signals, and two multiplexers being driven by the C input to generate the S_o and C_o outputs, as shown in Figure17.




Figure17. Alternative logic scheme for designing full adder circuit

3.1.1 Proposed Static CMOS Full adder circuit




Figure18. Schematic for Static CMOS full adder

3.1.2 Proposed Dual-Rail Domino Full adder circuit




Figure19. Schematic for Dual-Rail Domino full adder

3.1.3 Proposed Pseudo NMOS Full adder circuit




Figure20. Schematic for Pseudo NMOS full adder

4. Simulation Results

The following are the simulation results of Power and Area for different CMOS Logic Circuits, Full Adder Circuits using Conventional and Proposed design methodologies

Table2. Power-Area Comparison for Different CMOS Logic Circuits

Full adder	Area (μm^2)	Power (mW)
Static CMOS	2112.5	5.2474
Dual-rail domino	2405.9	4.6187
Pseudo NMOS	1912.3	4.3187

Table3. Power-Area Comparison for Different Full Adder circuits in Conventional and Proposed Design Method

Full adder	Conventional		Proposed	
	Area (μm^2)	Power (mW)	Area (μm^2)	Power (mW)
Static CMOS	1681.7	2.2754	1723.5	8.6517
Dual rail domino	1093.7	3.0221	1125.6	7.0202
Pseudo NMOS	992.7	0.1946	1052.1	1.2275

5. Conclusion

In this paper the implementation of various CMOS logic styles such as STATIC CMOS logic, DUAL RAIL logic and PSEUDO NMOS logic in various CMOS logic gates such as AND, NAND, XOR, XNOR and combinational circuit such as FULL ADDER has been implemented. It is observed that the power dissipation has greatly reduced from milli Watts to micro Watts. Hence this proposed design method will reduce the power dissipation in these adder circuits which is efficient technique to design ultra low power VLSI circuits.

6. References

[1] A. Chandrakasan, R.Broderson, "Low Power Digital CMOS circuits", Kluwer Academic publishers, 1995.

[2] J.Rabaey, "Digital Integrated Circuits, A Design Perspective", Prentice Hall, Upper Saddle River, NJ, 1996.

[3] K.Yano, Y.Sasaki, K.Rikino, K.Seki,"Top-Down Pass-Transistor Logic Design" IEEE Journal of Solid-state Circuits, Vol.31, pp.792-803.1996.

[4] MIPS Technologies, "R4200 MICROPROCESSOR Product Information", MIPS TECHNOLOGIES Inc., 1994.

[5] R.Krambeck, C Lee, H Law, High-Speed Compact Circuit with CMOS", IEEE Journal of Solid-state Circuits, Vol 17, pp.614-619, 1982.

[6] V.Oklobdzija, R.Montoya," Design-performance Trade off in CMOS-Domino

Logic", IEEE journal of Solid-state Circuit, vol21, pp.304-309, 1986.

[7] Amir Ali Khatibzadeh, Kaamran Raahemifar "A 14-TRANSISTOR LOW POWER HIGH-SPEED FULL ADDER CELL". CCECE 2003 - CCGEI 2003, Montrhl, Maylmai 20030-7803-7781-8/03/\$17.000 2003 IEEE.

[8] A Textbook "Neil H.EWESTE and David Harris"CMOS VLSI DESIGN. A circuits and systems Perspective.

[9] I.Yuan, C.Svensson, High speed CMOS Circuit Technique," IEEE JSSC, vol. 24, No. 1, Feb 1989.

[10] D.Helms, E.Schmidt, and W.Nebel, "Leakage in CMOS Circuits- An Introduction," in proceedings of International Workshop on Power and Timing Modeling, Optimization and simulation (PATMOS'04), LNCS 3254, Sept. 2004, pp. 17-35

[11] M.Drazdziulis and P.Larsson-Edefors, " A gate leakage reduction strategy for future CMOS Circuits," in European Solid state circuit conference (ESSCIRC), 2003, pp. 317-320.

[12] V.De, S. Borkar, "Technology and Design Challenges for Low power and high performance," ISLPED, pp. 163-168, 1999.

[13] K. Roy and S. C. Prasad, "Low-Power CMOS VLSI Circuit Design", Wiley Publishers, New York, 2000.

[14] Y. Taur and T. H. Ning, "Fundamentals of Modern VLSI Devices", Cambridge Univ. Press, New York, 1998.