

# A Source Coupled CMOS Voltage Controlled Oscillator (VCO) Using 0.18 $\mu\text{m}$ CMOS Technology

Bharati Mangrulkar<sup>1</sup>, Prof. Tushar Uplanchiwar<sup>2</sup>

<sup>1</sup> Electronics and Communication, TGPCET,  
Chandrapur, Maharashtra, India

<sup>2</sup> Electronics and Communication, TGPCET,  
Nagpur, Maharashtra, India

## Abstract

This paper presents a source coupled Voltage controlled oscillator with a high oscillation frequency and low power consumption. The VCO is used to operate as a frequency synthesizer in a PLL to generate local oscillator frequency (LO). The performance of the proposed circuit is evaluated in T-spice simulation by using Tanner software, the VCO we use S-Edit, T-Spice, W-Edit in a 0.18- $\mu\text{m}$  standard CMOS process. The results show that the oscillation frequency of VCO may vary between 265.25 MHz to 69.58 MHz. For the 1.8V supply voltage, the average power consumption is 3.0849e-004 at the same oscillation frequency.

**Keywords:** Voltage Control Oscillator (VCO), Current Starved VCO, Source Coupled VCO, Phase Lock Loop, CMOS, Area (W/L ratio), Power

## 1. Introduction

A phase-locked loop is a system that makes an output signal whose phase is linked with the phase of an input signal. The oscillator produces a continuous periodic oscillations. The phase detector compares the phase of that signal with the phase of the input periodic signal and regulates the oscillator to keep the phases matched. Feeding back the output signal toward the input signal for comparison is called a feedback loop since the output is 'fed back' toward the input forming a loop. The most effective way to reduce power dissipation in VLSI and other electronic circuits is to reduce their supply voltage because of their linear dependence of the power dissipation on the supply voltage.

Voltage controlled oscillators play an important and effective role in communication systems, providing continuous periodic signals required for timing in digital circuits and frequency translation in radio frequency circuits. Their output frequency is a function of a control input usually a voltage. When output frequency is a linear function of its control voltage then this indicates the ideal characteristics of a voltage control oscillator. Most applications required that oscillator be tuneable, their output frequency be a function of a control input, usually a voltage. While oscillators consist of

periodically time-varying characteristics, this is concerned with an electrical signal at a specific frequency. When it is used for frequency translation, we often refer to an oscillator as the local oscillator (LO).

The oscillation frequency, tuning range, phase noise, and power consumption are the key metrics of a VCO. The voltage controlled oscillator (VCO) is a key component in successful broadband receivers, mainly in the receiver front end where noise can have a dramatic effect upon the quality of a broadband signal coming from an antenna or digital TV cable. Careful VCO design is needed to cope with tuning over a wide range of frequencies for broadband requirement. RF circuits implemented using CMOS technology have provided significant cost savings compared to bipolar technologies.

A voltage controlled oscillator is an oscillator in which the oscillation frequency is controlled by input voltage. Voltage controlled oscillator (VCO) forms an important element in the design of desirable high frequency component using phase-locked loops (PLL).

## 2. The Source Coupled CMOS Topology

VCOs utilize a variable control input voltage to give a variable frequency input. The control input may be tuned so that a desired operational frequency can be produced by the VCO. The output control voltage can be adjustable up or down to control the frequency of the periodic output signal. A voltage control oscillator can make a change in oscillating frequency in response to the change in voltage. A VCO employs one or more variable capacitors (called as varactors) to allow the adjustment of the frequency of the oscillation for the VCO. The operation of the CMOS source coupled VCO in fig 1 is, load MOSFETs NMOS1 and NMOS2 pull the output with 0.9 pF as its capacitor value. The MOSFETs NMOS3 and NMOS4 behave as constant-current sources sinking a current  $I_d$ . MOSFETs PMOS1 and PMOS2 act as switches. MOSFET M1 is off and M2 is on, because the voltage of terminal out1 is larger than voltage of terminal out.

Therefore, current through MOSFET M2 is  $2 I_d$  and the capacitor will be charged by current  $I_d$ , because constant current source M6 sinking current  $I_d$ . When the voltage of capacitor terminal is same then capacitor is fully charged. The current  $I_d$  through C, causes to discharge down towards ground. When point X gets down, M1 turn on and M2 turns off fig 1 shows the designed single stage Source Coupled VCO.




Table 1: control voltage v/s frequency

Control voltage	Oscillation frequency
0.9v	265.25 MHz
1.0v	113.89 MHz
1.1v	90.90 MHz
1.2v	69.58 MHz





Fig. 1 Source coupled voltage controlled oscillator

### 3. Simulation Result

Spice simulation is used for proposed circuit by using Tanner software, we use S-Edit, T-Spice, W-Edit as a simulator. The result as compared in table I. Source coupled VCO was simulated in a  $0.18\mu\text{m}$  standard CMOS process with 1.8V as the power supply voltage. The frequency of the VCO ranges from 69.58 MHz to 265.25 MHz. The oscillation frequency of VCO versus the control voltage ( $V_c$ ) is shown in table I. The out1 and out2 both are in  $180^\circ$  phase shift shown in Figure 1. The average power consumption of VCO is  $3.0849\text{e-}004$  and peak power consumption is  $6.0497\text{e-}004$  as observed from the results. The oscillator is very compact due to the minimum stage number as compared to current starved technique. The difference between carrier power and noise power is defined as phase noise, phase noise performance can be improved reducing noise power. These configurations useful When the VCO centre frequency is set by external capacitor.



### 4. Conclusion

A simple source coupled voltage control oscillator has been designed. The complete circuitry of the designed VCO has been implemented using the  $0.18\mu\text{m}$  CMOS technology. The simulated results of the voltage source VCO proposed is in 0.1V step change starting from 0.9 to 1.2V. This paper adopts the standard CMOS technology by A simple source coupled voltage control oscillator has been designed. The complete circuitry of the designed VCO has been implemented using the  $0.18\mu\text{m}$  CMOS technology. The simulated results of the voltage source VCO proposed is in 0.1V step change starting from 0.9 to 1.2V. This paper adopts the standard CMOS technology by using tanner tool, therefore, the design

of source coupled can be used for PLL and other applications that require a power consumption VCO at frequency ranging from 69.58 to 265.25 MHz.

## References

- [1] Dongmin Park, et al, —Design techniques for low voltage VCO with wide tuning range and low sensitivity to environmental variations, in IEEE Transaction on Microwave Theory and Techniques, vol. 57, no. 4, April 2009, pp 767 – 774.
- [2] [2] Akima, H.; Dec, A. ; Suyama, K.- A wide tuning 1.3 GHz LC VCO with fast settling noise filtering voltage regulator in 0.18  $\mu\text{m}$  CMOS process, in IEEE Transaction on Microwave Theory and Techniques, 2010, pp 333-336
- [3] Bodhisatwa Sadhu, Member, IEEE, Mark A. Ferriss, Arun S. Natarajan, Soner Yaldiz, Member, IEEE, Jean-Olivier Plouchart, Senior Member, IEEE, Alexander V. Rylyakov, Alberto Valdes-Garcia, Benjamin D. Parker, Aydin Babakhani, Scott Reynolds, Xin Li, Senior Member, IEEE, Larry Pileggi, Fellow, IEEE, Ramesh Harjani, Fellow, IEEE, José A. Tierno, and Daniel Friedman, Member, IEEEA ---Linearized, Low-Phase-Noise VCO-Based 25-GHz PLL with Autonomic Biasing, VOL. 48, NO. 5, MAY 2013
- [4] Luciano Severino de Paula, Eric Fabris, Sergio Bampi, Altamiro Amadeu Susin, A High Swing Low Power CMOS Differential Voltage-Controlled Ring Oscillator in 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07)
- [5] Sang\_yeop Lee, Shuhei Amakawa, Noboru Ishihara, and Kazuya Masu, Low-Phase-Noise Wide-Frequency-Range Ring-VCO-Based Scalable PLL with Subharmonic Injection Locking in 0.18  $\mu\text{m}$  CMOS, in IEEE 2010.
- [6] To-Po Wang, —A k-band low power colpitts VCO with voltage to current positive feedback network in 0.18  $\mu\text{m}$  CMOS, in IEEE on Microwave and Wireless Components Letters, vol. 21, no. 4, April 2011, pp 218 – 220
- [7] HariPriya Janardhan, Mahmoud Fawzy Wagdy, —Design of a 1GHz Digital PLL Using 0.18 $\mu\text{m}$  CMOS Technology in IEEE 2006 Third International Conference on Information Technology: New Generations (ITNG'06)
- [8] B .Razvi, Design of ANALOG CMOS Integrated Circuits, McGraw- Hill, 2001
- [9] Nikolay T. Tchamov, Svetozar S. Broussev, Dual-Band LC VCO Architecture With a Fourth-Order Resonator in IEEE Transactions on circuits and systems—II: Express Briefs, vol. 54, no. 3, March 2007